Texas-instruments TMS320C6455 Bedienungsanleitung PDF herunterladen (Seite 34)

DDR2CLKOUT

DSDCKE

DCE0

DSDWE

DSDRAS

DSDCAS

DSDDQM0

DSDDQM1

DSDDQS0

DSDDQS1

DBA[2:0]

DEA[13:0]

DED[7:0]

REFSSTL

ODT0

DSDDQS0

DSDDQS1

CKE

RAS

CAS

DQS

RDQS

BA[2:0]

A[13:0]

DQ[7:0]

ODT

DQS

RDQS

DDR2

Memory

x8-bit

REF

DDR2

Memory

Controller

ODT1

DSDDQGATE0

(A)

DSDDQGATE1

(A)

DSDDQGATE2

(A)

DSDDQGATE3

(A)

DDRSLRATE

DED[15:8]

CKE

RAS

CAS

DQS

RDQS

BA[2:0]

A[13:0]

DQ[7:0]

ODT

DQS

RDQS

DDR2

Memory

x8-bit

REF

Using the DDR2 Memory Controller

www.ti.com

Figure 18. Connecting to Two 8-Bit DDR2 SDRAM Devices

A These pins are used as a timing reference during memory reads. For routing rules, see the device-specific data

manual.

C6455/C6454 DDR2 Memory Controller SPRU970G– December 2005– Revised June 2011

Submit Documentation Feedback

1 2 ... 29 30 31 32 33 34 35 36 37 38 39 ... 49 50

User's Guide 1
Submit Documentation Feedback 2
Contents 3
Read This First 7
Introduction 10
2 Peripheral Architecture 11
2.1 Clock Control 11
2.2 Memory Map 11
2.3 Signal Descriptions 11
Peripheral Architecture 12
2.4 Protocol Description(s) 13
Figure 7. DEAC Command 18
2.6 Address Mapping 21
2.8 Refresh Scheduling 27
2.9 Self-Refresh Mode 28
2.10 Reset Considerations 28
2.12 Interrupt Support 30
2.13 EDMA Event Support 30
2.14 Emulation Considerations 30
Reserved Rsvd Rsvd RL 48
Revision History 49
IMPORTANT NOTICE 50

Kommentare zu diesen Handbüchern

Keine Kommentare

Texas-instruments TMS320C6455 Bedienungsanleitung Seite 34

Kommentare zu diesen Handbüchern

Verwandte Produkte und Handbücher für Hardware Texas-instruments TMS320C6455